



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Adress: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/518,608	12/23/2004	Salvatore Pappalardo	02-CT-104/DP	9027
25235	7590	08/28/2008		
HOGAN & HARTSON LLP			EXAMINER	
ONE TABOR CENTER, SUITE 1500			CARTER III, ROBERT E	
1200 SEVENTEENTH ST			ART UNIT	PAPER NUMBER
DENVER, CO 80202			2629	
		MAIL DATE	DELIVERY MODE	
		08/28/2008	PAPER	

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Office Action Summary	Application No. 10/518,608	Applicant(s) PAPPALARDO ET AL.
	Examiner ROBERT E. CARTER III	Art Unit 2629

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If no period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(o).

Status

- 1) Responsive to communication(s) filed on 23 June 2008.
 2a) This action is FINAL. 2b) This action is non-final.
 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) Claim(s) 1-10 is/are pending in the application.
 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
 5) Claim(s) _____ is/are allowed.
 6) Claim(s) 1-10 is/are rejected.
 7) Claim(s) _____ is/are objected to.
 8) Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) The specification is objected to by the Examiner.
 10) The drawing(s) filed on _____ is/are: a) accepted or b) objected to by the Examiner.
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
 a) All b) Some * c) None of:
 1. Certified copies of the priority documents have been received.
 2. Certified copies of the priority documents have been received in Application No. _____.
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) Notice of References Cited (PTO-892)
 2) Notice of Draftsperson's Patent Drawing Review (PTO-948)
 3) Information Disclosure Statement(s) (PTO/SB/08)
 Paper No(s)/Mail Date _____
- 4) Interview Summary (PTO-413)
 Paper No(s)/Mail Date _____
 5) Notice of Informal Patent Application
 6) Other: _____

DETAILED ACTION

Response to Amendment

1. The RCE amendments filed on 06/23/2008 has been entered and considered by the examiner.

Claim Rejections - 35 USC § 112

The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

Claims 1 and 6 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the written description requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention.

Claims 1 and 6 have been amended to include the limitation "a four-terminal logic inverter". The specification does not use the term "logic inverter", or describe such a device, but rather discloses "an inverter operating in a supply path between a first and second supply line...said inverter being driven by a logic circuitry (page 4, lines 16-17 and 20). The specification clearly describes the inverter as being separate from any logic circuitry, and further states "a PMOS transistor T11 and a NMOS transistor T12 forming an inverter" which is the traditional structure of an ordinary inverter.

Therefore, the limitation of a "logic inverter" found in claims 1 and 6 is new matter.

The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

Claim 1 recites the limitation "the inverter" in line 6. There is insufficient antecedent basis for this limitation in the claim. The amendment to claim 1 changing "an inverter" to "a four-terminal logic inverter" was not duplicated whenever a reference to "the inverter was made, causing a lack of antecedent basis.

Claim 6 recites the limitation "the inverter" in line 4. There is insufficient antecedent basis for this limitation in the claim. The amendment to claim 6 changing "an inverter" to "a four-terminal logic inverter" was not duplicated whenever a reference to "the inverter was made, causing a lack of antecedent basis.

Claim Rejections - 35 USC § 103

2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

3. The factual inquiries set forth in *Graham v. John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:

Art Unit: 2629

1. Determining the scope and contents of the prior art.
 2. Ascertaining the differences between the prior art and the claims at issue.
 3. Resolving the level of ordinary skill in the pertinent art.
 4. Considering objective evidence present in the application indicating obviousness or nonobviousness.
4. Claims 1-10 are rejected under 35 U.S.C. 103(a) as being unpatentable over Applicant's admitted prior art (Fig. 1) in view of Adam (US Patent # 4,499,388).

As for claim 6, Applicant's admitted prior art (Fig. 1) discloses.

A module for driving a row in a liquid crystal display comprising:

a four-terminal logic inverter (T7, T10) having first (line between VLCD and T10) and second (line between VSS and T7) power terminals;
a first (VLCD) and a second (VA) supply voltage; and
a third (VB) and fourth (VSS) supply voltage, wherein the inverter includes an input (gates of T7 and T10) driven by a logic circuit (1) and further includes an output (OUT) which provides a drive signal for the row (Page 3, line 28 – Page 4, line 9).

Applicant's admitted prior art (Fig. 1) does not teach an inverter operating between two switches.

In the same field of endeavor (i.e. four voltage level selection circuits) Adam (Figs. 1a, 2, 3) discloses:

A module comprising:

a four-terminal logic inverter (T21, T22) having first (line between T11, T12, and T22) and second (U) power terminals;

a first switch (T11, T12) for coupling the first power terminal of the inverter to a first (U3) or a second (U1) supply voltage; and

a second switch (MT, ZT) for coupling the second power terminal of the inverter to a third (U2) or fourth (U0) supply voltage, wherein the inverter includes an input (gates of T21 and T22) driven by a logic circuit (Fig. 3)

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to replace the four voltage selection circuit for driving an LCD row in Applicant's admitted prior art (Fig. 1) with the four voltage selection circuit in Adam to reduce the output resistance of the selection circuit (Adam, Col. 1, lines 38-42).

As for claim 1, this claim recites the same limitations as claim 6 above, and therefore is rejected as per claim 6 above. Claim 1 differs from claim 6 in that the limitations of first and second supply lines are additionally recited. The limitations "a first and a second supply line" is taught by Adam as previously addressed in claim 6 (i.e. inverter, power terminals, switches)

Adam teaches these limitations as outlined below:

a four-terminal logic inverter (T21, T22) operating in a supply path between a first (T11, T12, line between T11, T12, and T22) and a second (MT, ZT, T21) supply line of said system, said first supply line comprising a first switch (T11, T12) ...and said second supply line comprising a second switch (MT, ZT)

As for claim 2, Applicant's admitted prior art (Fig. 1) as modified by Adam teaches:

wherein said inverter comprises a PMOS transistor (T21) and a NMOS transistor (T22).

As for claim 7, this claim recites the same limitations as claim 2 above, and therefore is rejected as per claim 2 above.

As for claim 8, Adam teaches:

wherein the first and second supply voltages have different values, and the third and fourth supply voltages have different values (Col. 3, lines 6-15, 36-40).

As for claim 3, Applicant's admitted prior art (Fig. 1) teaches:

wherein the value of said first supply voltage (VLCD) exceeds said second supply voltage (VA), and the value of said second supply voltage exceeds said third supply voltage (VB), and the value of said third supply voltage exceeds said fourth supply voltage (VSS), (See (Fig. 1), Page 3, line 28 – Page 4, line 9).

As for claim 4, Applicant's admitted prior art (Fig. 1) teaches:

a logic signal (LOW_FRAME) that controls respectively the connection of the first or second supply voltage and the connection of the third or fourth supply voltage according to whether a frame is uneven or even (See (Fig. 1), Page 2, lines 14-24).

Adam et al. teaches:

wherein said first and second switches are controlled by a logic signal (A, B) that controls respectively the connection of the first supply line to said first or to said second supply voltage and the connection of the second supply line to said third or to said fourth supply voltage (Col. 3, lines 26-32).

Combining applicant's admitted prior art and Adam meet the claim limitations.

As for claim 5, Applicant's admitted prior art (Fig. 1) teaches:

wherein said logic circuitry (1, C1) comprises a logic device (1) capable of supplying an additional input logic signal (A) to an elevator device (C1) capable of raising the level of said additional logic signal for driving said inverter (See (Fig. 1), Page 2, lines 14-24).

As for claim 9, Applicant's admitted prior art (Fig. 1) as modified by Adam teaches:

wherein the first and second switches are driven by a logic signal, the state of the logic signal being determined by whether a frame is uneven or even (Applicant's admitted prior art (Fig. 1) [0008]).

As for claim 10, Applicant's admitted prior art (Fig. 1) teaches:

further comprising a level shifter (See (Fig. 1), Page 2, lines 14-24).

Response to Arguments

5. Applicant's arguments filed on 06/23/2008 have been fully considered but they are not persuasive.

In regards to the 35 U.S.C. § 103(a) rejections of claims 1-10, applicant argues: "Independent claim 1 has been amended to recite that in each case, the subject inverter is a "four-terminal logic inverter" which has "an input being driven by logic circuitry and "an input for providing a drive signal for one single row of said liquid crystal display". Independent claim 6 has been amended in an analogous manner. Support for these amendments is found in FIG. 5.

Independent claims 1 and 6 now clearly relate to logic inverters, as compared to

electrical inverters for power conversion, so that the Examiner's reliance on WO 01/56133, which teaches a power inverter, is not apropos."

The examiner disagrees that the inverter of the instant application is a "logic inverter" and furthermore could not find support for such a definition in the specification, necessitating the U.S.C. 101 new matter rejection above. The fact that the sole function of the inverter of the instant application is to provide voltages to drive rows of a display further supports the examiner's position that the inverter of the instant application is not a "logic inverter" but indeed simply supplies power, and therefore is comparable to electrical power inverters such as those found in WO 01/56133.

Applicant further argues:

"In addition, the claims now require a "four-terminal logic inverter" with each of the input, output, first power terminal, and second terminal individually recited as four separate and distinguishable circuit nodes, and each having assigned, non-overlapping circuit connections so that the claims are now clearly distinguishable over Adam. Adam teaches an inverter (T21, T22) having first (line between T11, T12, and T22) and second (U) power terminals. The Office Action relies on terminal U as being the output and also the power terminal. However, node (U) is in fact not a "power terminal" but rather an output node for providing an "output voltage". See Adam, col. 3, lines 8-9. It is deemed that an output node cannot be reused as a power terminal when all four nodes of the inverter are set forth in the claims, each having a separate, non-overlapping connection or function. It is axiomatic in patent law that each element in a claim is

presumed to be a separate element and separate elements cannot be combined when attempting to reject the claim."

However, the claims do not currently provide a direct one-to-one correspondence between the claimed four terminals of the logic inverter and the claimed first power terminal, second power terminal, input, and output, or require the terminals to be non-overlapping in connection or functionality. Therefore the examiner is justified in combining separate elements when making a rejection because the claims do not expressly prohibit such a combination.

Regarding the examiner's characterization of the output node as also a power terminal, the examiner maintains this characterization as proper, and further has found that the prior art cited to support this position is still applicable, as outlined in the response to previous arguments above.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to ROBERT E. CARTER III whose telephone number is (571)270-3006. The examiner can normally be reached on 9AM - 5:30PM Mon-Fri.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Sumati Lefkowitz can be reached on 571-272-3638. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Sumati Lefkowitz/
Supervisory Patent Examiner, Art Unit 2629

/R.E.C./